Mine is also happening after DDRA is set. I only included the write to DDRA in the example to show it can be done after the write to PORTA and provide a complete example. On CPU cycle counts, yours seems more tolerant to part/crystal timing fluctuations. I'll test on a few more physical machines.
Statistics: Posted by SamSkivington — Sun Apr 06, 2025 7:12 pm